STM32 CAN bus ''bit dominant error'' meaning
Posted on March 23, 2018 at 17:15I understand a high speed CAN bus bit error means that while I am transmitting a bit outside of the arbitration period I sense the opposite bit on the bus. However STM gives two bit errors: 'bit dominant error' and...