STM32F37x SDADC data count offset change
Posted on March 25, 2013 at 18:25I've been working with the SDADC hardware on the stm32f37x. Using a sdadc clock of 6 MHz and software triggering 3 injected channels in single-ended zero-reference mode every millisecond. I've noticed that when app...