On an STM32H7, which clock frequency determines Flash wait states?
In RM0433 revision 5 section 3.3.8, the following text appears: “To correctly read data from Flash memory, the number of wait states (LATENCY) must be correctly programmed in the Flash access control register (FLASH_ACR) according to the embedded Fla...