Ask questions, find answers, and share insights on STM32 products and their technical features.
Im currently working on stm32f103r8. Now i need to interface the adx345 through SPI in stm32 also i coded for this,issue im getting here is when the simulation is running the SS is not getting low it is always in high state.please notify my mistakes...
I want to know more about the temperature about reflow soldering，But I can not found in the datasheet？
Dear Members,I try to translate this paragraph in datasheet :FIFO DataThe circular FIFO depth is 16 and can hold up to 16 samples of SpO2 channel data (Red and IR). The FIFO_DATA register in the I2C register map points to the next sample to be read f...
I have a 32F412GDISCOVERY and I'm interested by the things happening in the demo of the board but I'm not able to find any code. So does anyone have it or have an idea how to get it? I appreciate any help.
I want to define a new section in ld script so I can use that for variables which have to keep their values in case of soft resets (like IWDG).I have done some researches and wrote something like this and added that below the .bss section in ld file....
An early rev. of RM0432 mentioned a magic id 0xA3C5DD01 at offset 0x3FC for OCTOSPI. So I thought the presence of that value would be a reliable way to detect the OCTOSPI interface. But the G474 exposes that very id, too ...The only idea that came to...
I have the following code to perform a serial transaction. The idea is that RX DMA is configured first to catch bytes as soon as they are transmitted in response from the other device. TX works great, but RX does not. Interestingly enough, if I use a...
Hey I was hoping that the STM community could help me with a problem that I have been stuck on while developing a CAN bus application. I have a STM32F746ZGT6 micro controller on a custom PCB with two isolated CAN transceivers, ADM3054. My setup is as...
The clock and data lines on SPI seem to go tri-state off when not in use even though the SPI channel is left open. Is this expected behaviour? It causes issues with some connected chips as they see the re-establishment of the driven clock signal as a...
