STM32F42xx SPI errata handling with 70pF load
HelloI was studying the errata sheet for my uC (STM32F427ZI) and found this entry:Corrupted last bit of data and/or CRC, received in Master mode with delayed SCK feedbackFor the possible workarounds a table with the maximum allowable APB frequency is...