STM32 MCUs Products

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

Hello, We are using an STM32L4S5, and running into an issue with the DMA that is servicing the USART2 RX FIFO. The DMA appears to be getting starved. Is there any way to monitor the bus or DMA to see why this is happening? Thanks!

We are using an STM32L4S5, and running into an issue with the DMA that is servicing the USART2 RX FIFO. It appears that the USART FIFO is filling up, and the DMA is not able to keep pace. The baud rate is 460800 with hardware flow control turned on, ...

Resolved! STM32F407 internal pin pulldown in standby?

Hi,I'm trying to find out whether there is any way to maintain internal pulldowns on pins in standby mode on the STM32F407.I suspect that this is not the case but haven't been able to find a definitive answer in the documentation. Any help would be a...

jayl by Associate
  • 519 Views
  • 2 replies
  • 0 kudos

STM32f103rbt6 Nucleof103 can bus not working

Hi all,can on the nucleo board is not working.tried using HAL and bare metal.could this be a hardware issue with connections on the nucleo board.for ex. there is a limitation on usart2.the same hal code with appropriate linker works fine for the blue...

Hp.14 by Associate II
  • 294 Views
  • 0 replies
  • 0 kudos

ADC sampling with timer?

I am using stm32f4 discovery board. I will record sound approximately at 5.56 kHZ. So i use 10 bit resolution 480 clock cycle PCLK2 at 21Mhz . When i press the button it will take sample for 10 seconds. Sampling frequency is okay. For 10 seconds reco...

D.K. by Associate II
  • 926 Views
  • 6 replies
  • 0 kudos

STM32H7 FMC SRAM Mode D write timing diagram

I'm looking at the STM32H7 reference manual (RM0433 Rev 5) and the SRAM Mode D writing diagram seems to be incorrect:The data bus should be driven by the MCU and NWE should go low, but the diagram shown is identical to the read diagram.So what are th...

0690X00000884ieQAA.png
Alex A by Associate
  • 839 Views
  • 2 replies
  • 0 kudos

RM Error (IWDG Debug Mode)

In the RefMan 44.3.8 (June 2018) it says "... depending on DBG_IWDG_STOP configuration bit..." , but this seems to be some STM32F4 remainder ... I think it should better say "...DBGMCU_APB4FZ1_WDGLSD1 configuration bit...".

flyer31 by Senior
  • 573 Views
  • 2 replies
  • 0 kudos

Resolved! SPI in STM32F429 176-pin

Hi, is it possible to independently choose the pins related to the SPI or are there constraints?For example can i set this pin :SPI5_CP_CLK PH6SPI5_CP_MISO PH7SPI5_CP_MOSI PF9Thank you!

gerson74 by Associate II
  • 506 Views
  • 1 replies
  • 0 kudos