Resolved! Flash Memory Organization: STM32G491KCU6, STM32G4A1KEU6
The G491KCU6 part has 256 KB flash. The G4A1KEU6 has 512 KB. Ref man (Table 1) hasNo mention of 256 KB G491 part. Is it category 4?
Ask questions, find answers, and share insights on STM32 products and their technical features.
The G491KCU6 part has 256 KB flash. The G4A1KEU6 has 512 KB. Ref man (Table 1) hasNo mention of 256 KB G491 part. Is it category 4?
Hi,I'm trying to implement an external loader for the Arduino Giga R1 board with AT25S128A 128Mbit of external flash. After following the guide given in the external loader repo, I'm running into the problem, that I can erase, write & read from the m...
Hello,I am building and application with a STM32U575 and a 4Gb NAND Flash. What I am trying to achieve now is to upload files from my PC through USB and then used these file within the STM32 using FileX.I already managed to set up FileX and LevelX to...
Our team is using the STM32G0 with the USBPD stack and the TCPP02-M18 as the protection circuit. Please find the attached schematic for reference.We are configuring the PD contract with a maximum of 15V, 3A. When connecting an HP G11 laptop to the US...
Hi ,I'm working on the STM32H7S7L8-DK and i would like to know if it is possible to use both USB_FS and USB_HS as two separate Virtual-port-com Device mode When I try to do it for one it is impossible in cube MX to do it for the other.Thanks !
Hi everyone,I have a question regarding the compatibility between I3C and I2C devices on the STM32H533RETx.I’m using the I3C2 interface on my MCU:PC6: I3C2_SCLPC7: I3C2_SDAOn this bus, I have only one device connected – an I2C EEPROM (M24C32-RMN6TP)....
Hi all,i see H7 supports clause 45 MDIO access, but in the HAL library looks not implemented, i see only clause 22.How should i proceed to read/write c45 ? Thanks,angelo
Hi ST team,I'm using STM32H743IIT6 with REV_ID=0x2003 and encountered a problem. Quadspi dual-flash indirect read mode is used for continuous reading data from external. According to RM0433, If QUADSPI_DLR = 0xFFFF_FFFF and FSIZE = 0x1F (max value in...
Hello:I think I have found how to enable the i-cache on the STM32N657X0 using the STM Cube IDE through using the Pinout & Configuration of the project. Two questions:1. Is the icache actually enabled, or did I just made it available to be programmed?...
Hi,I'm encountering an issue with OCTOSPI auto-polling on the STM32U5G9NJ-DK1 Discovery Kit while following the "Octo-SPI FLASH in Regular-command protocol example" from AN5050 (Rev 12, February 2025). Specifically, in the OctalPollingWEL() function,...