How to increase the time between the SPI's last SCLK and CSN?
I understand the MasterSSIdleness controls the time between the CSN and the first SCLK, and the MasterInterDataIdleness sets the number of cycles between data bytes...But how can I extend the time after the last SCLK and before it raises CSN? At the ...