Resolved! Wrong min. sample time mentioned in the STM32L475 data sheet.
The min sample time is 2.5 ADC clock cycles and max.ADC clock is 80MHz, with this the sampling time is coming as 31.25ns but you mentioned as 18.75ns. Here, I think ST has taken the ADC clock cycles are 1.5. I felt it as a bug.