Cache coherency issues when reading DMA buffer from ADC
Hello,I face serveral data coherency issues on my dma buffer which is used to place the values of serveral ADC channels into it. This is executed on M7 contextJust as a reference, I have a dummy project without any MPU configuration and data cache is...