Ask questions, find answers, and share insights on STM32 products and their technical features.
I have a reading problem with dmaWhen reading multi channel with ADC dma I need to know when to sample each channel. In the ADC input, I found a 2us transient in the oscilloscope output below. I considered this transient as adc sampling time and adju...
I configured I2C SMBUS in cubemx and reimplement HAL_SMBUS_MasterTxCpltCallback, then I called MX_I2C1_SMBUS_Init() and HAL_SMBUS_Master_Transmit_IT(). After that i had no any events: not called callback and no any data transmited. In fact on sda and...
Here is how I setup my DMA ; Enable Clock for DMA1Periph to memoryset memory and periph size to half wordset memory address increment and clear periph address incrementset circular modegive the flow control to the ADCSet DMAMUXSet DMA periph addressE...
I have an SPI peripheral that generates an external signal (EXTI) when a data record is ready. The data is then read over SPI by the MCU. The data record is 72 bytes.Right now I have an interrupt handler that starts the DMA process to read the next r...
I'm experimenting with bluepill, I have set USART3 to DMA circular mode. I've enabled the HAL_UARTEx_ReceiveToIdle_DMA in the main() and then again in the HAL_UARTEx_RxEventCallback, the half complete receive callback is disabled in both main() and i...
Hello,I am working on stm32h7 series for interprocess communication there is option of OPEnAMP for communication , stm32h7 have asyncronous architecture. There is option for SMP interprocess communication how we can do that?
STM32F301R8T6(Master)M95160-WMN6TP EEPROM(Slave)Low Level driversI've been trying to do a basic SPI EEPROM test based on the STM32F30x_DSP_StdPeriph_Lib_V1.2.3 SPI EEPROM example. Have finally gotten the write to work correctly but when we begin the ...
The DMAMUX1 can trigger DMA requests through synchronization and within the tab of synchronization possibilities there is TIM12_TRGO (input 7). So here is my question do the bits MMS[2:0] in register TIM12_CR2 configure this TRGO (it is written that ...