STM32 MCUs Products

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

Resolved! Does STM32U5xx HAL documentation exists?

Simple question, I'm trying to locate a user manual for STM32U5xx HAL library but can't find it. The official STM32U5 ST page doesn't provide it. And neither does the STM32CubeU5. Does this mean it doesn't exit yet? But if code is there, then it shou...

lgacnik97 by Associate III
  • 343 Views
  • 1 replies
  • 1 kudos

STM32H72 Flash recommended Number of wait state

Hi ,While checking the "Flash recommended number of wait state for programming delay" list for my project on STM32H723 target, observed the list is not up to 550Mhz. It's showing VOS0(boost mode) [ 70Mzh, 140Mhz, 210Mhz, 275Mhz] , It's listing max LA...

Resolved! STM32H7A OCTOSPI / HYPERRAM Disabled in STM32CubeIDE

Hello all, I have a fundamental question, I hope it is easy for somebody who has done this before.I started a brand new project for a STM32H7A3VITxQ on Firmware package FW_H7 V1.11.2STM32CubeIDEVersion: 1.16.0Build: 21983_20240628_1741 (UTC)Updated t...

octodisabled.png
JMogo.1 by Associate II
  • 333 Views
  • 3 replies
  • 0 kudos

Resolved! RMII diagrams

Hi, we are working with a STM32F217 and the RMII bus.In the two documents reported I see an inconsistency on the diagrams (on the one hand rising edge sampling, on the other falling edge). Which one is correct for my chip?RM0033 Figure 328 Reference ...

Resolved! STM32L412xx UFBGA package VBUS pins?

Dear allI'm starting a design with the  STM32L412R8I (or  maybe STM32L412RBI6) and I cannot find the VBUS dedicated pin in the datasheet nor in the manual. In this design the USB will be always device (no OTG)Is it enough to have VDDUSB powered to de...

Resolved! STM32L4A6 ADC Sequence Time less than expected

I'm using ADC1 to measure the Temperature Sensor channel and the Vrefint channel. I expect those to vary very slowly and I am in not in a hurry so I am maximizing the sampling time. These are my settings in STM32CubeIDE:It generates the following in ...

CKugl1_0-1715886426768.png CKugl1_1-1715886508737.png
CKugl.1 by Senior II
  • 1407 Views
  • 10 replies
  • 4 kudos

SPI - role of the NSS signal?

This is a question about SPI communication.There is an NSS pin for SPI communication, but is it okay to use GPIO instead of the NSS pin when there is one master and one slave?We don't quite understand the role of NSS. I think it will be useful when t...

STM32U545 : LPBAM cotinuous ADC multichannel

Hi,I am using an STM32U545 on which I expect to use ADC4_IN1 and ADC4_IN18 in stop mode 2 (using LPBAM).I want to create two buffer (buff1 and buff2 uint16_t[32]) dedicated to each input.I want to read 32 samples from input1 then 32 samples from inpu...

Aurelien1 by Associate III
  • 613 Views
  • 5 replies
  • 0 kudos

Resolved! STM32H7B0RBT6 with QSPI PSRAM APS6404L-3SQR

Hi Community,During a project we are using the microcontroller STM32H7B0RBT6 with QSPI PSRAM APS6404L-3SQR , it works fine in indirect mode either in quad read and quad write, but the issue is with the write in memory mapped mode when trying to write...

ALAMI_Othmane_0-1696536469785.png