Question abut stm32u5 internal flash
Hi,The stm32u5's internal flash has feature "10 kcycles endurance on all Flash memory. 100 kcycles on 256 Kbytes per bank".Please advise the memory address of "100 kcycles on 256 Kbytes per bank".Thanks,QiZhang
Ask questions, find answers, and share insights on STM32 products and their technical features.
Hi,The stm32u5's internal flash has feature "10 kcycles endurance on all Flash memory. 100 kcycles on 256 Kbytes per bank".Please advise the memory address of "100 kcycles on 256 Kbytes per bank".Thanks,QiZhang
I create a simple blocking delay timer using simple looping and run in STM32H7a3ii. The program was linear, no code optimization, no interrupt. Without any changes of the blocking delay timer function, i found that when the blocking delay timer place...
As per datasheet pin 2 and pin 3 are OSC32_IN and OSC32_OUT pins I want to connect a 8MHZ crystal and was looking for OSC_IN and OSC_OUT pins, but could not find any info regarding them, can the OSC32_IN and OSC32_OUT pins be used for connecting the ...
I am trying to use I2C and SPI communications at the same time, where I2C is interrupt driven and SPI is DMA based. Separately they work fine, but they fail when put together. On the Nucleo-32 F303K8 I am using pins PB7(SDA)/PB6(SCL).and SPI is using...
Hello, please help me with crystal:ABM3B-26.000MHZ-10-1-U-TIs it connectd correctly? It's not working at all. Never seen one pin connetcion like RCC_CK_IN_PA0.
I'm using an STM32G4 to measure a pulse width, and wanted to set up TIM1_CH1 for rising edges and TIM1_CH2 for falling edges. My plan was to read the timer counter and subtract to obtain pulse width, and reset the counter on rising edges... I've go...
Hi,I am using ADC with external trigger mode and DMA. The external trigger is TIM1 CH1 PWM out FALLING EDGE.I wanted to verify if the trigger instance is correctly set for which I am probing the PWM output and a GPIO that toggles inside the ADC_ConvC...
In reference to these questions 5 years ago (unable to post link, not allowed for new member., I'm looking through the RISCV which is competing against CORTEX or ARM. Out of interest, what is ST.com doing with RISC-V and future roadmap or they intend...