Ask questions, find answers, and share insights on STM32 products and their technical features.
I wanted to us CAN2 interface in my project. I started with example application ("CAN_Networking"). This example application works very well with CAN1 but when CAN2 is configured in this application it doesn't work at all. No transmission and no rece...
Should be "PRESC" rather than "PREC" I did not check but I guess this will be in other RMs too.JW
I have a EVB NUCLEO-H503RB and tried to implement I3C Target feature. Before testing on I3C system, I would like to test some basic read write with legacy I2C Controller. However, I just found that it seems to be not support with static address on I3...
My development environment is stm32cubeMX and IAR.1.Init QSPI2.Read data via QSPIif the DummyCycles = 0,the program is running abnormally.if the DummyCycles over 2,the program is normally.int main(void){ /* USER CODE BEGIN 1 */ /* USER CODE END 1 */ ...
Hi, I have just received a custom PCB using STM32F413RG (64 pin package) for a university design competition. We are using a single CAN bus (CAN2) for this PCB. I was trying to get CAN communication working and I only managed to get some junk data fr...
In my setup, I have connected a QSPI NAND flash (IS37SML01G1) to the OSPI1 interface.When I configure OSPI1 in 1-line SPI mode, I can write a specific data pattern to the NAND flash and read it back for comparison without encountering any issues.Belo...
I use STM32F105RCT6, Where I need to receive CAN data inside a timer interrupt. Also, the IRQ number of the CAN is lower than that of the timer. CAN message is filled to the FIFO0 but "HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan1)" is n...
I am working on a project to communicate with PN532 nfc reader.The reader work just fine with arduino code using SPI.Below is the library I used to read and write data from PN532https://github.com/adafruit/Adafruit-PN532Now I switched to stm32 board ...
RM0394 (STM32L4..) in section 37.7.2 describing I2C_CR2.START bit states:"setting this bit generates a START condition once the bus is free"Section 37.4.8 reads:"the master automatically sends the START condition followed by the slave address as soon...
