"Pain" with D-cache cleaning&invalidating on STM32F7 family
I've read often about strange problems with activated D cache on M7 core and how it can be solved here in forum.But the STM32F7xx family has implemented a fast DTCM RAM that is accessible from CPU core and DMA peripherals.This DTCM memory should have...