STM32CubeMX (MCUs)

Ask questions on STM32CubeMX. Discuss code generation and configuration challenges, among other topics.

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

STM32CubeMX 6.14.1 released

We are pleased to announce that the minor version 6.14.1 of STM32CubeMX is available. What is new in 6.14.1: SAI settings not displayed in the configuration tab of STM32H7Bxxx devices: After upgrading to STM32CubeMX 6.14.0, the SAI tab configuration ...

STM32CubeMX 6.14.0 released

We are pleased to announce that the release 6.14.0 of STM32CubeMX is available. What is new in 6.14.0: Added the support for the STM32WBA6xxx microcontrollers and:Added the support for USBX multi-instanceAdded the support for the memory management to...

CubeMx MAJOR BUG in UsbX configuration....

I'm using ThreadX on a STM32H743 MCU.  I'm trying to setup a USB Host_only on the USB_HS device, and a USB Device_only device on USB_FS.  The peripheral configuration is okIn the AzRtos settings, it defines 2 seperate byte_pools for each device (one ...

mattcrc_0-1741644603541.png mattcrc_1-1741644669213.png mattcrc_2-1741644863409.png mattcrc_3-1741645010754.png
matt-crc by Senior II
  • 349 Views
  • 1 replies
  • 0 kudos

Abnormal behaviour with STM32CubeMX

Hello, Hope you're well. I started a project with CubeMX to use makefiles. I am able to compile and flash to the board but the code does not run properly on the f4 discovery board. To debug, I used Keil on a windows system and the code is actually wo...

daded.1 by Associate II
  • 327 Views
  • 2 replies
  • 0 kudos

stm32u575 & Ethernet support On CubeMx

A new question moved from this thread to the correct forum board (to be answered by CubeMx team) Hi If STM32U5 has no support for Ethernet why in configurator i can enable the Middleware NetxDuo?  The question start from this point, NetxDuo support, ...

Resolved! CubeMX BUG: Setting LSE Drive Capability

Posted on October 17, 2017 at 12:08When using CubeMX, with STM32L476, for setting LSE drive capability other than 'Low Drive' the setting will not be implemented. This is due to the fact that the write access using bit DBP in PWR->CR1 is not set pri...