Ask questions, find answers, and share insights on STM32 products and their technical features.
Hi fellows,I have a custom board with STM32F407VGT6. The board was able to be programmed via the JTAG (4 wire JTAG interface; Boot pin is pulled low to ground and reset is connected to the JTAG interface (Nrset pin)) with a segger programmer - multip...
Hello,I have application which go to STOP2 mode once no LPUART/Modbus communication (Running at 32Khz LSI clock) is in progress.Using lptimer for silence timeout logic for UART data frame completion. The code sometimes cause delay during modbus commu...
Hi All,I am trying to send data to SPI1 via DMA1 Stream 0, using a timer to trigger DMA.Currently, I have used TIM4 Channel2 and Enabled DMA Update with DIER register (UDE bit).DMAMUX1 Channel 0 Request is set to 32.So far, this part seems to work: I...
The maximum I2C (Standard) Rise Time/Fall Time of STM32F413VGT is stated as 0.1us/0.3us, but STM32 Datasheet says 1us/3us. Please confirm which one is correct.
Hi,I am trying to configure the internal cooperators in the STM32F051 micro-controller, but in the .ioc file I am able to configure only one Comparator. I require three comparators for my application. Is it possible to configure multiple comparators ...
I would like to implement delay signal output with STM32 MCU.So I use the original signal input for EXT interrupt.EXT interrupt's callback activates the timerIf a timer callback is called after a time delay of the desired value, it is implemented by ...
Hi,we are trying to get a 800x800 display to work with the STM32U5G9VJT6Q, using either RGB888 or RGB565 in Video Mode (Burst).According to what we read it is definitely possible. Did we miss something?Could someone please confirm that is definitely ...
Hello, i am stuck on UART topic and i have an argument with someone.He states that ReadMemory(0x11) is sent by STM32. Is that really so? Does STM32 at any point sends "0x11" as response? I must be missing something...
Hi in an dual core stm32h7, if we use each iwdg for each cores, when iwdg trigger reset,it will reset the particular core or both the cores will reset.If particular core reset happens means, how to manage the other core from initial boot.Suppose if c...
MCU: STM32H723VET6ADC: ADC1 / ADC2 / ADC3 (12-bit, single-ended)VREF: 3.3 VApplication: Digital Multi meter (DC / AC voltage measurement) Problem DescriptionIn my DMM hardware design, the Analog frontend applies a mid-scale level shift (VREF/2 = 1.65...
