Request for explanations regarding the ICACHE of H5
Using an STM32H5 I recently came across a problem: triggering a hard fault when accessing data in FLASH (read FLASHSIZE_BASE).It turns out in this thread that the ICACHE being validated, it is necessary to configure the MPU to make “uncacheable” the ...