Interruption of CPU read burst access to an end of SDRAM row
Posted on June 20, 2017 at 10:41 ===================================================================================== We find the following silicon limitation as per section 2.15 ofSTM32F42xx and STM32F43xx Errata Sheet (April 2017 DocID02383...