STM32U0 is the first Cortex-M0+ with a static consumption of only 160 nA in standby mode with RTC (Real-Time Clock) and 16 nA in shutdown. It also achieves 118 points in CoreMark and targets SESIP level 3 and PSA level 1 focusing on firmware code pro...
The new STM32H7R/S lines are built on the success of the STM32H7 series, offering even higher performance and security at a lower cost. The STM32H7R/S is a bootflash-based MCU powered by a Cortex®-M7 core running up to 600 MHz, with 64 KB of user fla...
Posted on September 23, 2016 at 15:16To whom it may concern, RM0410 (DocID028270 Rev 2) for the STM32F76x tells on page 1484 in Table 258 about ''26 filter banks shared between CAN1 and CAN2'', while there are 28 registers and 28 banks in other devi...
Posted on November 04, 2016 at 11:23Hi,why the CAN2 start bank is limited from 1 to 27 in chapter 40.9.4 CAN filter registers - CAN filter master register (CAN_FMR) of the reference manual RM0410? I tested it with 0, so that the very first bank is a...
Posted on November 10, 2016 at 10:45 Hello anyone I working on OV9655 camera module that is connected to stm32f4discover evaluation board. I am able to capture a picture from the OV9655 module where the video output format is based on RGB565 a...
Posted on November 10, 2016 at 09:34I've implemented SDRAM access in stm32f103c8t6 using DMA.I notice that performance of the DMA when doing memory to peripheral transfer is quite a lot slower than I expected. The highest reliable clock I can run is...
Posted on November 08, 2016 at 07:33Hi!I have STM32F4discovery and PHY device LAAN8720. I want to configure the register with address = 0b00000 of the LAN8720. When I set PHY address = 0b00000 and after write operation of data 0x2100 I did read oper...
Posted on September 26, 2016 at 03:02The original post was too long to process during our migration. Please click on the attachment to read the original post.
Posted on November 10, 2016 at 05:14I'm attempting to write an interrupt based driver for I2C using just the CMIS header and my wits. My understanding is that there is a data register and a shift register. For transmission SR1.TXE means the data reg...
Posted on November 09, 2016 at 06:00Dear All,I am trying to build my program using GNU Tools ARM Embedded(5.4 2016q3) in Coocox v.2 beta IDE environment.The compiler gives the error such as,\common\Drivers\CMSIS\Device\ST\STM32F0xx\Source\Template...
Posted on November 09, 2016 at 21:30How much I can put on Vref without lossing bit? I can read 8 bit without nise (12 bit is noisy) when the Vref is 3.3V. however, my sensor show maximum 12 (decimal). I wan to get more resolution. Therefore I want t...
Posted on November 09, 2016 at 18:50HelloI have some questions about stm32f303cb usb module:1- If the EP0 receive buffer is set to 1 bytes, how will received data be handled during setup packet reception (bmRequestType, bRequest,... totaling 8 bytes...