SPI Issues: NSS stays low, clk pol high toggling
Posted on April 12, 2018 at 18:46Using STM32F0 device and having some trouble with NSS hard output returning high after transaction, and also when using idle high clock polarity the preamble idle state is changing. Sometimes it toggles high before ...