Ask questions, find answers, and share insights on STM32 products and their technical features.
In RM0433 chapter 7 Reset and Clock Control (RCC) many registers have a _C1_ pendant. Are both registers totally equivalent or are there any reasons to use one or the other. I don't find any explanation about that in the reference manual.Otherwise th...
Hello,I am following up on this question as it is still not solved.We are not able to support 256MB SD CARD. Please see below.We are using stm32F411RE discovery kit. The code was generated with the cubeMX4.25. This code is supporting 4GB and 16GB SDH...
Hello, I try to interface with mlx90640 sensor via I2C. The MCU is STM32F401REAfter reading the bus stays busy. I use LL functions:int MLX90640_I2CRead(uint8_t slave_address, uint16_t start_address, uint16_t numb_words, uint16_t *data) { uint16_...
Starting from rm0090 up to rm433, the DMA_SxFCR register offset is given as"Address offset: 0x24 + 0x24 × stream number"The multiplicator is obvious wrong and should be 0x18.Regards
Hi,I am studying SWD and I hooked up a Logic Analyzer to see the data sent over the SWD wires. The board that I use is Nucleo 64 with STM32F030. First, ST-Link requested a Debug Base Adress and target board returned 0xE00FF003 (BASE is 0xE00FF000). ...
RM0433 Rev 5 in chapter 7.1. talks about "Hold boot function". The reference manual dose not come up with some explanation later.Please explain.
Posted on June 12, 2018 at 09:14Dear friends,in CubeMX, when it is required to use an RTOS in the project, in the configuration tab there are options for both FreeRTOS and CMSIS RTOS and you have to config both of them but there are no options to c...
I'm trying to write to the on-board peripheral screen of the STM32F429I board, but haven't found a working example: I tried following along some examples online and in the project directory, but they all reference functions like "HAL_Init()" or "BSP_...
RM0433 talks about a BDMA_CM1ARx register and lists it in the register maps. The description in rm0433 for BDMA_CM1ARx seems to be tha same as for BDMA_CM0ARx. The device headers only talks about the CMAR register.Please clarify.
