SPI: delay between write to TXDR and start of clock
Hello ,With SPI (SPI2 in my case) I experience a delay between a wite to TXDR and the start of the SCK activity in case of an empty TX fifo. It seems to be something like 5 SCK periods, so it changes with SCK frequency but this ratio remains. I check...