STM32 MCUs Products

Ask questions, find answers, and share insights on STM32 products and their technical features.

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

STM32f103rbt6 Nucleof103 can bus not working

Hi all,can on the nucleo board is not working.tried using HAL and bare metal.could this be a hardware issue with connections on the nucleo board.for ex. there is a limitation on usart2.the same hal code with appropriate linker works fine for the blue...

Hp.14 by Associate II
  • 442 Views
  • 0 replies
  • 0 kudos

ADC sampling with timer?

I am using stm32f4 discovery board. I will record sound approximately at 5.56 kHZ. So i use 10 bit resolution 480 clock cycle PCLK2 at 21Mhz . When i press the button it will take sample for 10 seconds. Sampling frequency is okay. For 10 seconds reco...

D.K. by Associate II
  • 1451 Views
  • 6 replies
  • 0 kudos

STM32H7 FMC SRAM Mode D write timing diagram

I'm looking at the STM32H7 reference manual (RM0433 Rev 5) and the SRAM Mode D writing diagram seems to be incorrect:The data bus should be driven by the MCU and NWE should go low, but the diagram shown is identical to the read diagram.So what are th...

0690X00000884ieQAA.png
Alex A by Associate
  • 1499 Views
  • 2 replies
  • 0 kudos

RM Error (IWDG Debug Mode)

In the RefMan 44.3.8 (June 2018) it says "... depending on DBG_IWDG_STOP configuration bit..." , but this seems to be some STM32F4 remainder ... I think it should better say "...DBGMCU_APB4FZ1_WDGLSD1 configuration bit...".

flyer31 by Senior
  • 876 Views
  • 2 replies
  • 0 kudos

Resolved! SPI in STM32F429 176-pin

Hi, is it possible to independently choose the pins related to the SPI or are there constraints?For example can i set this pin :SPI5_CP_CLK PH6SPI5_CP_MISO PH7SPI5_CP_MOSI PF9Thank you!

gerson74 by Associate II
  • 769 Views
  • 1 replies
  • 0 kudos

STM32F42xx SPI errata handling with 70pF load

HelloI was studying the errata sheet for my uC (STM32F427ZI) and found this entry:Corrupted last bit of data and/or CRC, received in Master mode with delayed SCK feedbackFor the possible workarounds a table with the maximum allowable APB frequency is...

0690X00000AA06TQAT.png
stucmath by Associate II
  • 983 Views
  • 4 replies
  • 0 kudos

How is it possible that SDA low is lower then 0V?

Hello,I'm currently working with te Nucleo-F446RE and have some strange values while I'm using the I2C1. I had it up and running for a while but later on my sensor wasn't responding anymore. The connections and circuits didn't change. When I started...

J.Huisman by Associate II
  • 1818 Views
  • 4 replies
  • 0 kudos