STM32H7 FMC SRAM Mode D write timing diagram
I'm looking at the STM32H7 reference manual (RM0433 Rev 5) and the SRAM Mode D writing diagram seems to be incorrect:The data bus should be driven by the MCU and NWE should go low, but the diagram shown is identical to the read diagram.So what are th...