How many GPIO interrupt latency cycles from edge to IRQ?
I know the latency of Cortex M3/M4 of interrupt is 12 cycle, I got a scenario that interrupt and DMA use same trigger edge from external. Before the DMA starts transfering, I wanna ensure that CPU will not change the data. so the IRQ must be set to m...