STM32 MCUs Products

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

New possibilities for the ultra-low power segment!

STM32U0 is the first Cortex-M0+ with a static consumption of only 160 nA in standby mode with RTC (Real-Time Clock) and 16 nA in shutdown. It also achieves 118 points in CoreMark and targets SESIP level 3 and PSA level 1 focusing on firmware code pro...

gif-stm32u0.gif

How timers in STM32F7 start workig?

While preparing slides for students about timers in STM32F7 microcontrollers, I came across several inaccuracies in the description of their work presented in the STM32F7 reference manual RM0410 rev 4. The following sentence can be found in the menti...

MirKoz by Associate III
  • 1135 Views
  • 5 replies
  • 1 kudos

TIMx_ARR relations to the preload and shadow register?

In RM0008 Technical Reference Chapter 15, TIMx_ARR was introduced in counting mode. Meanwhile, two other registers: preloaded and shadow register, were also mentioned. However, in the TIMx register Map, Preloaded and shadow registers were not mention...

KSun.11 by Associate II
  • 1665 Views
  • 3 replies
  • 1 kudos

Resolved! STM32F4 DSP noise with inbuilt ADC and DAC

I'm trying to perform signal filtering with STM32F407VGT. I've set up the ADC and DAC to work synchronously, triggered by a timer at 42kHz, and using DMA. The idea is to process half of the buffer while ADC is filling the other half. However, even wi...

0693W000000UQ7rQAG.jpg
A_Dave by Associate
  • 455 Views
  • 2 replies
  • 0 kudos

Delay from CKT_EN to CK_CNT

In the RM0008, Figure 120 on page 379, it says "as soon as the CEN bit is written to 1, the prescaler is clocked by the internal clock, CK_INT. " as shown below. However in the figure, the CK_CNT appears 2 cycles after the CEN bit became 1. Given t...

0693W000000UOJlQAO.png
KSun.11 by Associate II
  • 505 Views
  • 3 replies
  • 0 kudos