Ask questions, find answers, and share insights on STM32 products and their technical features.
I am doing a project on STM32H747 DISCO Discovery board involving UART. I am sending one string continuoulsy with 5 seconds delay from esp32 to stm32. I am able to receive the string in polling mode but I am not able to receive the string in Interrup...
i have connected the tx pin to rx pin on fbcan3 interfaceyou will find my project in attacheementthanks
Hello, I have a timer 3 master and timer 1 slave. When a button is pressed, master is activated as long as button is pressed, and then slave is triggered based on master's output signal (high / low) (gated slave control)(This is a continuation of my...
I want to make an interrupt when power > 2.0V. STM32CubeIDE generated:/** * @brief NVIC Configuration. * @retval None */ static void MX_NVIC_Init(void) { /* PVD_IRQn interrupt configuration */ HAL_NVIC_SetPriority(PVD_IRQn, 8, 0); HAL_NVI...
I'm working on a STM32MP1xx board and I'm useing only the Cortex-M4 for this UART configuration.
I'm using the STM32L431xx mcu. The current hardware configuration of our design has no external clock source (crystal), so we are using the internal one. And there's a new functionality which demands second-accurate real time clock, over a period of...
Has anyone have similiar issues ? I got I2C DMA writes working nicely on table, but in real application there are disturbances which cause false start condition on the bus.This happen when I2C HAL driver has "lock" on I2C handle - so incoming interr...
Hi,please find the attached register values of WWDG register on Reset positionRegards,Sudheer
I'm trying to count the number transition during the time another process is taking place. Don't need frequency, just the counts.So I've enabled TIM8CH3 for capture-compare, and have verified that CCR3 does change when there are transitions on th...
I was looking at the ARM M7 reference manual, and it shows an empty NVIC ISR vector from 0x40 to 0x3fc. When I look at the file startup_stm32h725xx.s it defines specific interrupts mapped to the ISR vector. Are these hard mapped by the EXTI block an...
