CPU to memory/peripheral and DMA to memory/peripheral bandwidth
ST team, can you share memory performance (bandwidth) between:1) The M4 core and SRAM memory on an unloaded system?2) A DMA channel doing memory to memory move?3) A DMA channel writing to a peripheral register from memory?Or put another way, how many...