STM32 MCUs Products

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

Resolved! GPIO PINS PA1 and PA2 Unexpected behaviour as an DIGITAL PULL DOWN INPUT resulting also in problems when using them as ANALOG INPUT

Good day to everyone on this forumI was working on a code, my borad is a Nucleo-144 STM32F746, At first I was trying to read 12 Analog signals, from 0 to 3V with DMA and the reads were good exept for some channels with noise and a weird offset, I red...

SGonz.1 by Associate
  • 1299 Views
  • 2 replies
  • 0 kudos

Resolved! RM0091 typo (OVF)

In RM0091 rev.9, footnote 2 to Figure 273 on Page 760 has the following text:All the events associated with the transmitter receive flow must be ignored in standard transmit only mode (e.g. OVF flag).There is no OVF flag in the 'F0xx SPI; this shoul...

ST Nucleo board with BLE 5.2 and NFC?

Hello,I have developed a device using an STM32F4 but am now trying to either add BLE or merge to an SoC with BLE and don't know the easiest path forward. I need OOB pairing using NFC but am very limited in PCB space.Does ST provide an all in one SoC...

kcire L. by Associate III
  • 234 Views
  • 0 replies
  • 0 kudos

Resolved! L4R7 prefetch enabling and disabling

Hello,Does anybody know if there is any prerequisite when enabling or disabling the prefetch buffer?More specifically, in the Nucleo L4R5ZI sleep example the prefetch buffer is disabled in main() just before the main loop. It is never re-enabled afte...

NArnd by Associate III
  • 1459 Views
  • 3 replies
  • 0 kudos

STM32H743 Battery backed ram issue - ideas wanted

I'm using the 4K of battery backed RAM on the STM32H743 to preserve variables between power cycles. This works fine on 90% of identical systems running identical firmware and with identical H/W, identical chip versions etc. i.e. data is exactly what ...

PMath.4 by Senior III
  • 1233 Views
  • 5 replies
  • 0 kudos

STM32H7 SDMMC2 DMA Configuration

I can configure MDMA for SDMMC1 in STM32H730 in STM32CubeIDE.But I do not understand how to enable it for SDMMC2. In the documentation it says SDMMC2 has a direct access to DMA1 & DMA2. But I could not see it in DMA configuration panel.Could you help...

0693W00000BcPf9QAF.jpg