STM32F103RB: Timer OC dropping overflow interrupts
Posted on February 04, 2013 at 04:05It appears the TIM4 OC interrupts on CH2 results in occasionally missing an Update (overflow) interrupt. The situation is a 1 PPS GPS pulse triggers the TIM4 CH1 input capture. The 16 bit counter time is extend...