Bad levels output on SDIO_CLK and PWM
Posted on October 02, 2013 at 11:24Hi all,I probably made a mistake in my first layout for STM32F103RE (LQFP64), with SDIO bus. My 400 KHz SDIO_CLK output is not consistent on oscillo : I see variations in the levels of the HIGH and LOW that vary wi...