SPI slave TX FIFO clearing....
Posted on June 30, 2016 at 16:20I have an SPI slave. The master may request data at a faster pace than I can handle in software, so I've set up DMA. I've prepared a buffer etc. Now after one transfer, I get an interrupt of the DMA having finished (i...