DMA from internal SRAM to FMC missing first byte
Posted on April 30, 2018 at 03:07 I'm using a Nucleo -F722ZE to interface with an FPGA. The instruction and data cache are disabled. I have timer interrupts to set off the DMA at specific times with 128 bytes per transfer. No matter how I set up th...