STM32 MCUs Products

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

Reset and hold counter value on low level

Dear communityI am trying to make a timer/counter reset it's counter value on a falling edge and then hold the value until a rising edge (see attached ​picture for illustration). I am at the moment working on a L152, but I might soon be working on a ...

KMoge by Associate
  • 383 Views
  • 1 replies
  • 0 kudos

X-CUBE-IAP-USART problem

Hello, I'm trying to use example code provided by X-CUBE-IAP-USART package to develop IAP FW for STM32L0xx device. I'm using STM32L073 Nucleo64 board for development.When I send compiled FW using TeraTerm's YMODEM protocol nothing happens. Only thing...

STM32F103 FATFS with SDIO

Posted on July 20, 2017 at 17:37Hello everyone,I'm trying to make this code works :/*♯♯-1- Link the micro SD disk I/O driver ♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯♯*/ if(FATFS_LinkDriver(&SD_Driver, SDPath) == 0) {     /*♯♯-2- Register the file system ob...

RTC SMOOTH CALIBRATION NOT WORKING CORRECTLY.

Hi,I'am traying to calibrate STM32F407VGT6.My code:void RTC_Calibration(int32_t CalValue){ if(CalValue <= 0){    //Board going forward      CalValue=__fabs(CalValue);  HAL_RTCEx_SetSmoothCalib(&HRTC,RTC_SMOOTHCALIB_PERIOD_32SEC, RTC_SMOOTHCALIB_PLUSP...

Skucu by Associate
  • 246 Views
  • 0 replies
  • 0 kudos

Fast external SPI ADC sampling approach.

Hello,MCU - STM32F746NGH.FreeRTOS.I'm trying to interface with 2 external single ended ADC (texas instruments ads8660 - http://www.ti.com/lit/ds/symlink/ads8860.pdf). The ADCs are connected via SPI2 and SPI3 respectively. The ADC can sample at a ...

STMFlashLoader Demonstrator Memory Leak

I am building a download program based on STMFlashLoader source code.I downloaded it from this site.However, this program causes memory leaks.For Test, I have just modified the source code to run again after it succeeds, not shut down.However, each t...

SLee.131 by Associate II
  • 468 Views
  • 4 replies
  • 0 kudos

STM32F37x SDADC data count offset change

Posted on March 25, 2013 at 18:25I've been working with the SDADC hardware on the stm32f37x.  Using a sdadc clock of 6 MHz and software triggering 3 injected channels in single-ended zero-reference mode every millisecond.  I've noticed that when app...

0690X00000604u8QAA.png
gregg by Associate II
  • 957 Views
  • 8 replies
  • 0 kudos