Ask questions, find answers, and share insights on STM32 products and their technical features.
I am experiencing an issue using STM32F469I-DISCOVERY board, Atollic TrueSTUDIO and STM32CUBEMX. When writing to a memory address in SDRAM, let's say I'm writing 0xAA in memory address 0xC0000004, the data is not written to that address but instead i...
Hi,I'm currently implementing an encoder/decoder for a Forward Error Correcting code (specifically a Fountain Code) that I'm trying to implement on an embedded system and optimize for speed. I'm currently using an STM32F429I-Discovery Board as well a...
I am reading the STM32Lxxxx Reference manual (RM0394 Rev 4, October 2018, DM00151940).On page 267, section 8.4 "GPIO registers" says "The peripheral registers can be written in word, half word or byte mode." Sure enough, any access works.On page 308,...
Dear Members,How can I pass float value from RPM to UART bufferfloat ==> (uint8_t*)&aTxBuffer8 ?(uint8_t*)&aTxBuffer8 = snprintf(str_rpm,sizeof(str_rpm),"%f",rpm);?Thanks
i need to interface 64GB memory card with stm32f446ve controller,its file format is exFAT,is stm32f446ve supports 64GB?which interface is to use SPI/SDIO ?Thanks
I'm testing printf() out on USART1 and UART5 of STM32F3DISCOVERY Board.USART1 tx (PC4) <-> RS232C converter UART5 Tx (PC12) <-> RS232C converterprintf() out on USART1 is working normally. but, printf() out on UART5 is not working.Could you please che...
Before I explain the problem, I have to give some background. Our project went through a long stage of Proof-of-design, in which a maintenance program was written which tests all the interfaces. Part of this incuded BIT routines for those interfaces....
In the reference manual under 39.6.18 there is the description of the TAMP backup registers (TAMP_BKPxR).Neither in the RM nor in the STM32CubeL5 Hal I can find the base address of those registers.How can I read&write to TAMP_BKP0R - TAMP_BKP31R?
I have two i2cs, i2c1 and i2c2, I set i2c1 as master and send data request (a "0" char) to i2c2, which is set as slave. now I have enabled event interrupt in i2c2, and when i2c1 sends command, I could find the default MX generated interrupt function ...
I need to interface 4Gb DDR4 SDRAM with stm32f446vet6 controller
