Ask questions, find answers, and share insights on STM32 products and their technical features.
I want to write a program for a fresh (first time power applied to it so there is nothing in Flash) STM32G0B1 that executes in RAM, resets the nBOOT_SEL bit in the Option Bytes (to allow DFU Mode to be invoked when Flash has been written). The reaso...
Since the description of the FDCAN controller in the reference manual ofthe STM32G474 was not detailed enough, I looked around for more Informationand found the Application Note AN5348 ("FDCAN peripheral on STM32 devices ").But that didn't make me fe...
Hi,I'm using the FDCAN2 of the STM32G474VET6 for a project and I need to reshape the RAM Message memory in order to adapt it to the FDCAN Classic.Actually the configuration of the RAM Message, by default, is written for FDCAN. So I have the following...
I am trying to code the stm32h743 for spi communication and i can't seem to transmit. I am using PA5 as SCK and PD7 as MOSI. I read the procedure required that is in the reference manual (49.4.9 https://www.st.com/resource/en/reference_manual/dm00314...
Posted on November 26, 2015 at 17:56Hi,I'm experiencing a very bad behavior of HRTIM.if output set register is set on Period and output reset register is reset on CMP1.if CMP1 = 0x20, the PWM output is a narrow pulse as expected. but if the CMP1 < 0...
Hi,Thanks in advance for your attention.I'm wondering if any examples are available about transmit and receive raw ethernet frames.The examples in STM32CubeH5 use the TCP/IP stack NetXDuo and transmit packets built on the upper layers of the stack an...
Hi everyone, I started to work with G4 series. Everything was smooth with Nucleo 431RB board until I made a custom pcb withSTM32G473RE. Code is working very well after loading, debug also fine. but when I unplug the stlink and give the circuit a powe...
Dear STMicroelectronics Team & Community,I am writing to report an apparent error in the STM32H72x/73x/74x/75x System Architecture Overview Application Note (AN4891) , specifically on page 28 , regarding the Flexible Memory Controller (FMC) section.T...
https://rristm.github.io/tomas_materials_v2/RRISTM/stm32u5_workshop/master/5_gpdma_handson_2d_address_mx.md/3I followed this document, but the UART value is coming out as garbage. The data is being output as 8-bit, but the variable used to store it i...
I am trying to use SPI communication with the STM32H562 (for FPGA programming purposes). The reference manual states that if SPI_CFG2's SSM = 1, the NSS can be toggled High/Low by switching the SSI bit in SPI_CR1.However, the switching of SSI is not...
