STM32 MCUs Products

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

How to NUCLEO64, UART and Printf output?

Hello,I want to use UART2 on a NUCLEO-L073RZ for printf output but cannotget it to work for the life of me, please help.Context:In this scenario, I need the UART2 output direct from the PA2 / PA3pins on the ST Morpho header (CN10), in other words, no...

Need to get specific number of samples from ADC, what flag to use to indicate when arraystoring samples is full?

Hello all,I need to store 6000 incoming samples from the ADC, analyze these 6000 samples and then store 6000 new samples in the same location and I need to do this repeatedly. I am using HAL_ADC_Start_DMA function to start the channel and I want to u...

MCrew.1 by Associate III
  • 932 Views
  • 3 replies
  • 0 kudos

STM32L4R9I-DISCO demo projects compilation fails

Hello guys.I dont want to complain, but I think its not normal trying to spend 1 week to compile Demo projects for my STM32L4R9I-DISCO board. I have the github repo below, I've added StemWin libs which are not included due to license problems, but I ...

ADimi.1 by Associate
  • 327 Views
  • 0 replies
  • 0 kudos

Resolved! STM32 Debugging Tools and Real-time MCU Inspection?

Hello,Previously when working with NXP MCUs, I was able to inspect MCU registers and memory whilst debugging through a convenient interface built into the IDE.I'm wondering if the STM32Cube ecosystem, or other ST tools, can provide equivalent functio...

Using SWO with built-in stlink on nucleo H743ZI2 board

I'm having trouble getting SWO to work using openocd on the NUCLEO-H743ZI2 board. I've removed SB26 as per the user manual for this board. This should leave the SWO pin (PB3) connected to the stlink SWO, meaning I can get ITM output over the usb conn...

MHusz.1 by Associate
  • 434 Views
  • 0 replies
  • 0 kudos

STM32H7xx - PLL input frequency range settings

Hello,this is a description of PLL settings from a reference manal00: The PLL1 input (ref1_ck) clock range frequency is between 1 and 2 MHz (default after reset)01: The PLL1 input (ref1_ck) clock range frequency is between 2 and 4 MHz10: The PLL1 inp...

JPoha.1 by Associate II
  • 1024 Views
  • 3 replies
  • 0 kudos