Ask questions, find answers, and share insights on STM32 products and their technical features.
Select PA1 as TIM2 CH2, those code are copy from ST official example(TIM21), and changed to TIM2.no output from PA1, code as below:void ConfigureTIM2AsPWM_EdgeAligned(void){/* (1) Enable the peripheral clock of Timer x *//* (2) Enable the peripheral ...
We are currently developing a new product using STM32H723VGT6 (LQFP100 package).We purchased 10 pieces, and during initial board bring-up, we are observing that several chips from the same lot are unable to communicate via SWD (Device ID read failure...
I've just brought the stm32h573i-dk dev board and what to become familiar with Threadx and USBx. I have a uni project coming up that I would like to use the board as a msc device but struggling to get the board to enumerate with the PC. I have tried ...
What is the correct way to read high cycle flash data.When i read address 0x916800 i get a Hard fault. Clearing and writing the this address works fine.With reading i have a problem. bank 2 has EDATA enabled for the last 2 pages. Can you give me a co...
Hello,I’m currently working on integrating the HX711 load cell amplifier with my NUCLEO-F767ZI development board. However, I’m having some difficulty determining which GPIO pins to use for the SCK (clock) and DT (data) lines.As I’m relatively new to ...
The TI motor drivers mct8329a and mct8316 require 100us delay between i2c data bytes. This can't include the acknowledge bit, but requires holding down the clock between transfers for the 100us. it is due to a bug in the TI chips that can't stretch c...
Dear all,I have dev a custom board pcb based on stm32h743ii with 32MB of flash and 32MB sdram FMC for a 7 inch lcd HD. I am new on cubeide i coming from esp32 world and i have some programing dev question .Is it a good idear to implement :To parti...
I am working with the STM32U5G7 microcontroller and have successfully implemented entry into STOP2 low-power mode. My system clock is 80Mhz(HSI, PLL), However, upon wake-up triggered via LPTIM . LPTIM is configured as counts internal clock events wit...
求一个demo
