Weird cache write-back behavior for STM32F7508
I am doing some characterization study for the cache behavior on STM32F7508. The result is hard to understand.Below is a simple code that I use. I align the array A1 to the cacheline (aligned(32)), and it is placed on SRAM1 above TCM (0x20010000~ ) w...