STM32 MCUs Products

Ask questions, find answers, and share insights on STM32 products and their technical features.

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

STM32F469 CAN Rx Issues

Hello, I am attempting to transmit a simple CAN message between two STM32F469I discovery boards. I am using the official STM32F4 github as reference found here: https://github.com/STMicroelectronics/STM32CubeF4/tree/master/Projects/STM324x9I_EVAL/Exa...

Header files required for programming STM32F446 MCU in C

I am new to ARM processor and I need to know what are the header files required in main.c for programming the above MCU in C by just accessing its registers (and manipulating bits) as explained in RM0390 (REFERENCE MANUAL for STM32F446xx) ?NOTE: I am...

STehA.1 by Associate II
  • 4034 Views
  • 3 replies
  • 0 kudos

Resolved! Issues in changing baudrate of USART1 on the fly

Posted on July 02, 2018 at 11:00Hello,I am using an STM32F042 controller. I have to send a wake-up pattern followed immediately by 5 bytes (@10400 baud) from my device. Wakeup pattern: 25msec LOW followed by 25msec HIGH5 byte sequence: 0xC1, 0x11, 0...

How timers in STM32F7 start workig?

While preparing slides for students about timers in STM32F7 microcontrollers, I came across several inaccuracies in the description of their work presented in the STM32F7 reference manual RM0410 rev 4. The following sentence can be found in the menti...

MirKoz by Associate III
  • 1714 Views
  • 5 replies
  • 1 kudos

TIMx_ARR relations to the preload and shadow register?

In RM0008 Technical Reference Chapter 15, TIMx_ARR was introduced in counting mode. Meanwhile, two other registers: preloaded and shadow register, were also mentioned. However, in the TIMx register Map, Preloaded and shadow registers were not mention...

KSun.11 by Associate II
  • 2331 Views
  • 3 replies
  • 1 kudos

Resolved! STM32F4 DSP noise with inbuilt ADC and DAC

I'm trying to perform signal filtering with STM32F407VGT. I've set up the ADC and DAC to work synchronously, triggered by a timer at 42kHz, and using DMA. The idea is to process half of the buffer while ADC is filling the other half. However, even wi...

0693W000000UQ7rQAG.jpg
A_Dave by Associate
  • 821 Views
  • 2 replies
  • 0 kudos

Delay from CKT_EN to CK_CNT

In the RM0008, Figure 120 on page 379, it says "as soon as the CEN bit is written to 1, the prescaler is clocked by the internal clock, CK_INT. " as shown below. However in the figure, the CK_CNT appears 2 cycles after the CEN bit became 1. Given t...

0693W000000UOJlQAO.png
KSun.11 by Associate II
  • 824 Views
  • 3 replies
  • 0 kudos