STM32 MCUs Products

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

FMC with dual core stm32h745

Hi, I want share FMC(interface SDRAM) core between CM4 and CM7 core on STM32H7.I config by cubeMx, CM7 can access ok but CM4 can not access.How to access FMC core by CM4 and CM7?Thanks,

DLy.1 by Associate
  • 1026 Views
  • 3 replies
  • 0 kudos

Writing and reading QSPI Flash on STM32F746G DISCO

I created my application using the CubeMX. Here are my read and write routines, my QSPI initialization routine, and while loop. I am using the USB to display what is read from the QSPI flash memory. I am writing a string to the memory, but when I rea...

STM32 ADC sample rate

Hi, I'm using adc single channel with interrupt. the sample time is set as 56 cycles, and the adc clock is (108MHz/4=27MHz). So the sample rate is 27MHz/(56+12)=397KHz. I also using DAC to generate a sinewave with the frequency of 1KHz. If what I cal...

0693W000003RduYQAS.png 0693W000003RduTQAS.png
Jshan.1 by Associate
  • 5379 Views
  • 3 replies
  • 0 kudos

STM32F4 Center aligned pwm timer

I configured timer1 for pwm generation center aligned like below in cube ide.I update duty cycle writing directly CCRx register asyncronously in the code.Most of the time pulses are effectively center aligned but sometimes not (nor left or right ali...

0693W000003RkwqQAC.jpg 0693W000003Rkv9QAC.jpg
BRaff by Associate
  • 2231 Views
  • 2 replies
  • 0 kudos

ADC only 4Msps?

Documentation say ADC have max 4Msps, but it refer olways to 60MHz to adc (60MHz * 15 cycle = 4Msps) but manual say ADC max frequency is 170MHz, then 170MHz * 15cycle = 11Msps.This clock is different from Fadc (aka adc kernel clock)?https://www.st.co...

MSzaj.1 by Associate II
  • 1665 Views
  • 8 replies
  • 0 kudos