Ask questions, find answers, and share insights on STM32 products and their technical features.
STM32U575 TIM1 output TIM_CH1 clock is unable to be higher than 250kHz in up, toggle mode. The system clock is set to 160MHz. I am looking for the output clock higher than 1.6MHz.Is this possible? Thanks.
Hi, I was reading the document "DS13867 Rev 3" (datasheet for STM32C031x4/x6) (https://www.st.com/resource/en/datasheet/stm32c031c6.pdf), and while searching about pin PF3, I found this strange information saying that it is a "Supply" pin type. I've ...
I have a product using a STM32H745ZIT that has an input signal connected to TIM1 ETR and in the normal case, an edge on the ETR using slave mode trigger results in a one pulse pwm output a set time later driven on TIM1 CH1 and TIM1 CH2. A new use ca...
Dear admin,I would like to know which process technology (?nm) of STM32L4R9I-EVAL evaluation board.I've checked the user manual but not having this information. Thanks & Best Regards
Do you think is possible add a second lcd display to this evaluation board also without touch screen ?
stm32 family atleast 1 CAN Interface on it. if any suggestion please revert me.
Hi, I want to use UART with DMA on my STM32F407 MCU. I would expect that it would trigger `HAL_UART_TxCpltCallback` interrupt on transfer complete, but it does not do that. I tried many different configurations in STM32CubeMX:enabling "USART2 global ...
Hello,I am trying to use the DFSDM module on the Nucleo-H743ZI2 board .As a minimal example, i tried to use a sinc filter of 2. order with a FOSR of 4.Channel0 is activated in the parallel mode, standard data packing mode and the setting to take data...
I use STM32L496To save current to a minimum, It briefly enters NOMAL mode (0.2mA ~ 6.3mA) and updates the LCD numbers, then stays in STOP mode (0.2mA) for about 1 second and then wakes up with RTC.I keep repeating this.However, in STOP mode, it alway...
Hi! Noticed a typo in the system configuration controller (SYSCFG) register map in both reference manuals RM0399 (Rev 4) and RM0433 (Rev 8). The SYSCFG_CCCR register is at two different offsets (0x28 and 0x2C) and SYSCFG_PWRCR is missing. I think, S...
