STM32CubeMX (MCUs)

Ask questions on STM32CubeMX. Discuss code generation and configuration challenges, among other topics.

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

STM32CubeMX 6.15.0 released

We are pleased to announce that the version 6.15.0 of STM32CubeMX is available. What is new in 6.15.0: Enhanced microprocessor support: Added the STM32MP21-A35-TD, STM32MP21-M33-TD, STM32MP25-M33-TD, and STM32MP23-M33-TD trusted domains for the STM32...

STEVAL-STLKT01V1 starter file for configuration

Hi,I'm working with STEVAL-STLKT01V1 and wanted to create a custom program from STM32CubeMX. The problem is that in the program I don't have the option to create from Sensortile specifically, with onboard pre configurations ready. Is there a file w...

Resolved! Bug: HAL not used for SysTick?

Hi,what's needed to make CubeIDE to use the HAL implementation for the SysTick? I'm using STM32L011F4 device. It seems that the generated code uses Systick_Handler() from stm32l0xx_it.c instead of HAL_SYSTICK_IRQHandler() from stm32l0xx_hal_cortex.c....

RAltm by Senior
  • 1329 Views
  • 6 replies
  • 1 kudos

Resolved! STM32CubeIDE F411RE Can't Set LSE Source in UI

I have a Nucleo F411RE board and I noticed in STM32CubeIDE Version 1.3.0, that I can't change the LSE clock source to external. However, I can change the HSE clock source to external (see attached).On the Nucleo board it looks like only the LSE clock...

0693W000000WncSQAS.jpg
JBell.2 by Associate
  • 1966 Views
  • 3 replies
  • 0 kudos

I 'm trying to simulate in Proteus STM32F103C4 + LCD2x16 (1602). I 'm trying the simplest possible way, which is with logical gates and 'convert' it to code for the STM32.

I took it from this video.I 'm using STM32CubeMX 5.2.1 + Atollic TrueStudio 9.3.0 + Proteus 8.6.Till now I haven't managed to make it work.I think I'm making a mistake in pins setup or some clock 's setup.I have tried any possible potion for pins: pu...

BUG: 3 different clocks labeled PLLI2SCLK in CubeMX

In the clock tool picture below, no less than 3 separate and different clocks are labeled PLLI2SCLK.Top output of PLLI2SBottom output of PLLI2S (which has another divisor Q)Input to SAI-A mux (which has yet another unlabeled divisor)So, which one is ...

0693W000000VtZXQA0.png