STM32CubeMX (MCUs)

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

STM32CubeMX 6.14.1 released

We are pleased to announce that the minor version 6.14.1 of STM32CubeMX is available. What is new in 6.14.1: SAI settings not displayed in the configuration tab of STM32H7Bxxx devices: After upgrading to STM32CubeMX 6.14.0, the SAI tab configuration ...

STM32CubeMX 6.14.0 released

We are pleased to announce that the release 6.14.0 of STM32CubeMX is available. What is new in 6.14.0: Added the support for the STM32WBA6xxx microcontrollers and:Added the support for USBX multi-instanceAdded the support for the memory management to...

STM32CubeIDE and STM32CubeMx bugs on Mac Catalina

These two bugs seem related. Bug 1 on STM32CubeIDE. After modifying an ioc file, when you regenerate, the IDE wipes all the contents of the Drivers folder and all subfolders, and doesn't replace them! Yow.Bug2 on STM32CubeMx. When generating code, th...

AVoel.1 by Associate III
  • 502 Views
  • 2 replies
  • 0 kudos

SystemClock_Config code generated using HAL is working fine but using LL API it is failing for STM32F072xb. is that something missed in code generation. Attached the code generated by both LL and HAL.

Code generated using LL : (Issue)------------------------------------------void SystemClock_Config(void){ LL_FLASH_SetLatency(LL_FLASH_LATENCY_0); if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0) { Error_Handler();  } LL_RCC_HSI_Enable();  /* Wait til...

MAnna by Associate
  • 680 Views
  • 1 replies
  • 0 kudos

Resolved! CubeMX Generate wrong code for I2S Master-Transmit, or F302 has bug? (CubeMX ver 1.4.2 + STM32Cube_FW_F3_V1.11.1 + STM32F302R8)

Dear Experts,I ported I2S RX and TX program from F401 to F302R8 Nucleo board. And I encountered **unexpected** phenomenon.When I use I2S for receiving data (Half-duplex, Master-Receive mode, 48kHz, 24bit data on 32bit frame), it works fine. That mean...

KAJIK.1 by Associate III
  • 727 Views
  • 2 replies
  • 0 kudos

CubeMX doesn't allow Fadc > 18 MHz for H743 Rev. V

If from the "Clock Configuration" tab Fadc > 36Mhz then the Clock prescaler for the ADC is automatically set to /2 where the /1 is diabled. For > 72MHz it is /4 where /1 and /2 are disabled. Rev. 2 has an additional /2 divider that has been taken int...

Wde G.1 by Associate II
  • 512 Views
  • 1 replies
  • 0 kudos