STM32CubeIDE (MCUs)

Ask questions on STM32CubeIDE. Discuss how to build, debug, configure, and optimize your project as well as how to use our software tools.

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

STM32CubeIDE 2.0 release - early heads-up!

Starting from the release in November 2025, STM32CubeIDE and STM32CubeMX will be available exclusively in their standalone versions. STM32CubeMX will no longer be integrated inside STM32CubeIDE. Instead, the two tools will be interoperable in the sam...

STM32CubeIDE 1.18.1 released

We are pleased to announce that the minor release 1.18.1 of STM32CubeIDE is available. What is new in 1.18.1: This minor release will not bring any major updates to the STM32CubeIDE 1.18.1. It will be aligned with the STM32CubeMX 6.14.1. Main fixed i...

STM32CubeIDE 1.18.0 released

We are pleased to announce that the release 1.18.0 of STM32CubeIDE is available. What is new in 1.18.0: Microcontrollers, microprocessors, and board lists aligned with STM32CubeMX 6.14.0: Added the support for STM32WBA6xxx microcontrollers in the STM...

unit tests STM32

Hello you,I'm currently struggling with unit tests and wanted to know if anyone has ever tried to integrate them into the stm32 ide or asked if this is even possible. I would also like to use mocks to test the whole thing without hardware. Please get...

_malloc_r trap

HiI suddenly have a strange trap, even if i go back to a working version in Git. Any Ideas? Thanks and cheers 

MFh1_0-1708792532241.png
MFäh.1 by Associate II
  • 1493 Views
  • 7 replies
  • 0 kudos

unable to include <string.h>

So most all of code is building, then I went to add usage of strtok, which requires string.h.Unfortunately I get this really odd error.  Its claiming strncasecmp is redefined.   In file included from C:\ST\STM32CubeIDE_1.13.1\STM32CubeIDE\plugins\com...

Resolved! Utilizing a 512Mbit SDRAM with STM32H7 FMC

Hello everyone,I'm working on a project involving STM32's FMC specifically focusing on expanding memory capabilities. Given that each SDRAM bank (Bank 1 and Bank 2) can address up to 256 Mbit, I'm curious about the feasibility of integrating a single...