Resolved! SWO also on CS of a SPI EEPROM is safe/state of the art?
i got schematics for a board that i should work on. it's stm32 L0 based. they did put SWO also on CS of a SPI EEPROM. I'm not a hardware designer / debug protocol specialist but i could imagine debug scenarios where toggling the chip select of an EEP...