Interface and connectivity ICs

Ask questions and find answers on connectivity ICs, focusing on protocols and I2C challenges on STM32 Nucleo boards and BlueNRG products.

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

Can someone kindly explain what are SPI_CS1 (e.g. DIO1), SPI_CS2 (e.g. DIO18), and SPI_CS3 (e.g. DIO19) on BlueNRG-2?

As far as I have understood, CS2 can be used for BlueNRG-2 acting as master and the another chip in salve mode, I can also see CS1 pin is also used for JTAG operation, does this mean CS1 can place BlueNRG-2 in slave mode for SPI communications? What ...

MAmiri by Associate II
  • 998 Views
  • 0 replies
  • 0 kudos

S2-LP register MC_STATE0 = 0xE8. Unknow state

I read 0xE8 at the MC_STATE0 register from the S2-LP. The associated state 0x74 (0xE8>>1), doesn't match with any of the possible states:typedef enum { MC_STATE_READY       =0x00, /*!< READY */ MC_STATE_SLEEP_NOFIFO   =0x01, /*!< SLEEP NO FIFO RETENT...

VAlar.1 by Associate II
  • 473 Views
  • 0 replies
  • 0 kudos

BLUENRG-1 locks after flashing

I am testing a custom board trying to use BLUENRG-1 as a coprocessor, but when I flash the chip (using Keil, Atollic or BlueNRG-1 ST-Link Utility) with ST-Link/V2 tool, with the SWD port, the chip locks and I am unable to access the chip again, regar...

MRey.1 by Associate III
  • 498 Views
  • 0 replies
  • 1 kudos