STM32 MPUs Products

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

Resolved! QSPI Initialization Issue on STM32MP135F-DK Board

Hi all,We are currently trying to add a QSPI device to the STM32MP135F-DK board. Using STM32CubeMX, we selected PB2, PF8, PF9, and PF10 as the QSPI pins and generated the Device Tree accordingly. We then built the image using openstlinux-6.1-yocto-mi...

Detrois by Associate
  • 315 Views
  • 1 replies
  • 0 kudos

Resolved! modetest error on stm32mp257f-ev1

I aim TO drive a mipi display screen on STM32MP257F-EV1, so I have to understand the DRM framework.After flash the new firmware, I found that the modetset always shows errors, so I want to confirm whether the support in this aspect is OK? But watchin...

mteaching by Associate III
  • 756 Views
  • 4 replies
  • 0 kudos

Change preferred linux version

Hello,I am using meta-st-stm32mp which points to mickledore and is using linux 6.1.82.I would like to use linux 5.10.xx instead, so I got the kernel recipe from Dunfell Branch and put itin a custom recipe, after that I set in my local.conf the follow...

HAL_DDR_Init returns an error intermittently.

Hello,I am currently working with an STM32MP131 in a bare-metal environment and utilizing external DDR3. For this, I am using the HAL library, and in most cases, it works as expected. However, I occasionally encounter an issue where the HAL_DDR_Init ...

Stnoobs by Associate II
  • 249 Views
  • 1 replies
  • 0 kudos

Resolved! Enable ethernet clock on both A7 and M4

Dears,I'm using STM32MP151 and have a uncertain quesion.In my cases, Both A7 and M4 need to access the register ETH_MACSTSR and ETH_MACSTNR to get time stamp.It's required to enable the ethernet clock on both side before accessing these registers, i....

Access to DDR in M4

Deaers,I'm using stm32mp151fad and would like to transfter sram data to ddr in M4 side. I refer to the logic analyzer example https://github.com/STMicroelectronics/logicanalyser. The sram data could be copied into ddr immediately.   // mask and trans...