Purpose of external tamper mask, enable interrupt, non-secure masked interrupt status and secure masked interrupt status bits.
Could you explain to me what is the purpose of the different bits associated to the tampers?I am mainly focus on using the passive tampers of the STM32MP1 and I have seen the following configuration bits I don't fully understand:What I understand:Reg...